We present a Sigma-Delta modulator designed for ADSL applications in a 0.3Spm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable resolution, which allows us to use only 16 oversampling ratio. Especial emphasis is placed on technology issues, namely: poor analog performance and substrate coupling. The measured performances are 13-bit dynamic range operating at 2MS/s and 12-bit dynamic range operating at 4MS/s. The modulator consumes 77mW from a 3.3-V supply and occupies 1.32 mm2.
INTRODUCTION
The connection in cascade of low-order EA modulators (CAMS) to build high-order, unconditionally stable architectures, ofien in combination with robust, calibration-free, multi-bit quantization, has been proven to be a good alternative to achieve the requirements of the xDSL . A claimed drawback of these architectures is that they are suitable only in moderate sub-micron analog technologies where the good matching of passive devices, chiefly capacitors, and the obtainable performance of the analog cells, make them power-efficient in comparison with other =-based architectures or other types of ADCs. In this context, this paper demonstrates that, through a careful design, the above topologies can also be efficiently implemented in a 0.35pm pure digital CMOS technology. The CAM presented here uses a 4th-order 3-stage cascade multi-bit architecture -the 2-12mb modulator [ 11 shown in Fig.1 . A detailed discussion on the benefits of the selected topology, as well as on the selection of integrator weights (summarized in 
MODIJLATOR SIZING
The evaluation o f the circuit requirements for the 2-I2mb ZAM has been done using SDOPT [8], a sizing tool for SC ZAMs. This tool combines accurate analytical expressions for each error contribution degrading the modulator performance and statistical optimization, which allows us to find optimized, non-oversized specifications for the building blocks. Table 2 summarizes the circuit requirements providing 14bit@4MS/s. Most significant error contributions are also shown. Note that quantization noise is the main in-band error source (-85dB). The requirements in Table 2 for the integrator and the amplifier apply only to the first integrator in the cascade. However, some specifications, as amplifier DC-gain, transconductance and output current, can be relaxed for the second, third, and fourth integrator, because their in-band error power contributions are attenuated by increasing powers of the oversampling ratio. The same applies for thermal noise, which allows reduction of the unitary capacitor from O.5pF to 0.25pF for these integrators. Table 1 allow splitting g3 between the two branches. The same applies for weight g4 in the fourth integrator. This integrator drives a programmable ADC, whose resolution can be switched between 2 and 4bit for exploration purposes. The third-stage loop is closed through the DAC. The 1-of-16 (4-bit) output code of the last-stage ADC (alternatively 1-of-8 in the 3-bit mode or 1-of-4 in the 2-bit mode) is converted to binary code using a ROM The modulator is controlled by two non-overlapped clock-phases. The integrator input signals are sampled during phase and the algebraic operations are performed duringQ2. The comparators and the ADC are activated at the end of $2 -using its complementary phase as strobe -to avoid any possible interference at the beginning of In order to attenuate the signal-dependent clock charge injection, delayed versions of the phases, qld and $2d, are also provided. The modulator has been extensively evaluated in ASIDES [8], a behavioural simulation tool for ZAMs. Fig.3(u) shows the signal-to-(noise+distortion)-ratio SNDR of the modulator as a function of the input level, when operating with different values of the oversampling ratio (M) and the last-stage quantizer resolution (B). The maximum dynamic range DR i s 85.5dB. Fig.3(b) shows its output spectrum for a -6dBV@250kHz input tone. 
CIRCUIT DESIGN

Amplifiers
Most important amplifier design aspects are [9]: (a)
Required output swing which, with the weights in Table 1 , is reduced to only the reference voltages. (b)
Open-loop DC-gain: Simulations with ASIDES show that the 68dB requirement can be relaxed for amplifiers in the second, third and fourth integrator to 62dB, 54dB, and 54&, respectively. (c) Dynamics, influenced by the equivalent capacitive load which is different for each integrator and clock phase. A two-stage architecture, shown in Fig.4(u) , was selected for OA 1 in order to fulfil its DC-gain requirement. It uses a telescopic first stage and Miller compensation. A single-stage folded-cascode OTA, shown in Fig.4@ ), has been used in OA2, OA3, and OA4 -enough to accomplish their medium-, low-DC-gain requirements. Although these amplifiers use the same structure, different sizings have been obtained for each of them, in order to fuIfi1 their specifications with a reduced power consumption. The common-mode feedback nets (not shown)
are dynamic -neither static consumption nor voltage range problems. The main features of the four amplifiers, sized using FRIDGE [8] , are summarized in Table 3 . can be tolerated, with a minor degradation of the modulator performance. This value is not too demanding for a CMOS transfer gate in the 3.3-V supply intended technology, so that clock-boosting stages or similar techniques can be avoided.
Quantization Blocks
Since comparators have to be very fast, although not very precise, a regenerative latch, without pre-amplifying stage is enough to meet the requirements. The same block has been used as the comparator block of the last-stage 4-bit flash ADC, which uses a fully differential SC front-end to compute the difference between the last integrator output signal and the reference signals generated in a resistive ladder. The latter consists of a simple resistor tions. An external 1 st-order low-pass anti-aliasing filter was placed at the modulator input. Fig.7 shows the measured output spectrum of the complete modulator and those corresponding to the first stage (2nd-order) and to the combination of the first and second stages (3rd-order). Note the increase in the order of the shaping of the quantization noise. 
EXPERIMENTAL RESULTS
